View T81L0010A06_4122527.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

tm
! ! ! ! ! ! ! ! ! ! ! ! !
TE CH
T81L0010A
8-bit MCU
1. Features
Compatible with MCS-51 Embedded 8K Bytes OTP ROM 256 x 8-bit Internal RAM 15 Programmable I/O Lines for 20-pin Package 2 16-bit Timer/Counter & 1 16-bit Timer 2 External Interrupt Input Programmable Serial UART Interface Low Power Idle & Power-down Modes Watch-dog Timer On-chip Crystal & RC Oscillator (Selected by Bonding Option) Internal Power-on Reset and External Reset Supported SOP20/DIP20 Package 3.3V Operating Voltage
2. General Description
The T81L0010A is 8-bit microcontroller designed and developed with low power and high speed CMOS technology. It contains a 8K bytes OTP ROM, a 256 x 8 RAM, 15 I/O lines, a watchdog timer, two 16-bit counter/timers, a seven source, two-priority level nested interrupt structure, a full duplex UART, and an on-chip oscillator and clock circuits. In addition, the T81L0010A has two selectable modes of power reduction-idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.
3. Order Information
Part number T81L0010A-AK T81L0010A-BK T81L0010A-AD T81L0010A-BD Oscillator type RC Crystal RC Crystal Package 20-pin DIP 20-pin DIP 20-pin SOP 20-pin SOP
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 1
Publication Date: JAN. 2006 Revision:B
tm
TE CH
T81L0010A
4. Block Diagram
RAM Addr. Register
RAM
OTP ROM
B Register
ACC
Stack Pointer
TMP2 W DT
TMP1
Program Address Register Buffer
ALU PC Incrementer
Interrupt, Serial port, and Timer Block
PSW
Program Counter DPTR
RST
Timing & Control
Instruction Register
Port 3 Latch
Port 1 Latch
OSC Port 3 Drivers
Port 1 Drivers
XTAL1 XTAL2
P3.0 -P3.5, P3.7
P1.0 -P1.7
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 2
Publication Date: JAN. 2006 Revision:B
tm
TE CH
T81L0010A
5. Pin Configuration
RST/VPP (RXD) P3.0 (TXD) P3.1 XOUT XIN (INT0) P3.2 (INT1) P3.3 (T0) P3.4 (T1) P3.5 GND
1 2 3 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
VCC P1.7 P1.6 P1.5 P1.4 P1.3 P1.2 P1.1 P1.0 P3.7
DIP-20/SOP-20 For Crystal Oscillator T81L0010A-BK/ T81L0010A-BD
RST/VPP (RXD) P3.0 (TXD) P3.1 OSCR STOP (INT0) P3.2 (INT1) P3.3 (T0) P3.4 (T1) P3.5 GND
1 2 3 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
VCC P1.7 P1.6 P1.5 P1.4 P1.3 P1.2 P1.1 P1.0 P3.7
DIP-20/SOP-20 For RC Oscillator T81L0010A-AK/ T81L0010A-AD
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 3
Publication Date: JAN. 2006 Revision:B
tm
Number (20-Pin) 1 2 3 4(BK,BD) 4(AK,AD) 5(BK,BD) 5(AK,AD) 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
TE CH
T81L0010A
6. Pin Description
Name RST/VPP P3.0/(RXD) P3.1/(TXD) XOUT OSCR XIN STOP P3.2/(INT0) P3.3/(INT1) P3.4/(T0) P3.5/(T1) GND P3.7 P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6 P1.7 VCC Type I I/O I/O O I I O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O Description Reset signal input or programming supply voltage input. General-purpose I/O pin (Default) or Serial input port. General-purpose I/O pin (Default) or Serial output port. Crystal oscillator output terminal. RC oscillator external resister connect pin. Crystal oscillator input terminal. Stop RC oscillator network. General-purpose I/O pin (Default) or External interrupt source 0. General-purpose I/O pin (Default) or External interrupt source 1. General-purpose I/O pin (Default) or Timer 0 external input pin. General-purpose I/O pin (Default) or Timer 1 external input pin. Ground General-purpose I/O pin General-purpose I/O pin General-purpose I/O pin General-purpose I/O pin General-purpose I/O pin General-purpose I/O pin General-purpose I/O pin General-purpose I/O pin General-purpose I/O pin 3.3V power supply.
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 4
Publication Date: JAN. 2006 Revision:B
tm
TE CH
T81L0010A
7. Temperature Limit Ratings
Parameter Operating temperature Range Storage Temperature Range Rating -40 to +85 -55 to +125 Units C C
8. Electrical Characteristics D.C Characteristics
Symbol VCC ICC IPD VIH VIL VOH Conditions 25C No load, Vcc=2.5V, 4MHz Operating Current No load, Vcc=3.3V, 12MHz Power Down Current Vcc=3.3V Vout >=VVOH(MIN.) Hi-Level input voltage Vout <=VVOL(MIN.) Vout >=VVOH(MIN.) Low-Level input voltage Vout <=VVOL(MIN.) IOH=-7uA VCC=MIN. Hi-Level Output voltage VI=VIH or IOH=-45uA VIL IOH=-70uA IOL=12mA VCC=MIN. Low-Level Output voltage VI=VIH or IOL=25mA VIL IOL=40mA Parameter Operating Voltage Min 3.0 2.1 2.9 2.4 1.9 Typ 3.3 0.1 Max 3.6 1.6 6 1 0.6 0.2 0.4 0.6 Units V mA mA uA V V V
VOL
-
V
A.C Characteristics
Symbol FSYS1 FSYS2 tRES Parameter System Clock 1 (Crystal OSC) System Clock 2 (RC OSC) External Reset High Pulse Width Power ON Start up Time Conditions VCC=3.3V VCC=3.3V Min Typ 12 12 10 20 Max 24 Units MHz MHz system cycle ms
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 5
Publication Date: JAN. 2006 Revision:B
tm
TE CH
T81L0010A
9. Function Description
9.1. Special Function Register
F8H F0H B E8H E0H ACC D8H D0H PSW C8H T2CON T2MOD TL2 TH2 C0H B8H IP B0H P3 A8H IE A0H P2 98H SCON SBUF 90H P1 88H TCON TMOD TL0 TL1 TH0 TH1 80H P0* SP DPL DPH *Note: P0:Internal still keeping, but for pad dominate, no external pin assignment
PCON
Accumulator : ACC
ACC is the Accumulator register. The mnemonics for Accumulator-Specific instructions, however, refer to the Accumulator simply as A.
B Register : B
The B register is used during multiply and divide operations. For other instructions it can be treated as another scratch pad register.
Program Status Word : PSW
The PSW register contains program status information as detailed in CY AC F0 RS1 RS0 OV -P
BIT SYMBOL FUNCTION PSW.7 CY Carry flag. PSW.6 AC Auxiliary Carry flag. (For BCD operations.) PSW.5 F0 Flag 0. (Available to the user for general purposes.) PSW.4 RS1 Register bank select control bit 1. Set/cleared by software to determine working register bank. (See Note.) PSW.3 RS0 Register bank select control bit 0. Set/cleared by software to determine working register bank. (See Note.) PSW.2 OV Overflow flag. PSW.1 -- User-definable flag. PSW.0 P Parity flag. Set/cleared by hardware each instruction cycle to indicate an odd/even number of "one" bits in the Accumulator, i.e., even parity. NOTE: The contents of (RS1, RS0) enable the working register banks as follows: (0,0)-- Bank 0 (00H-07H) (0,1)-- Bank 1 (08H-0fH) (1,0)-- Bank 2 (10H-17H) (1,1)-- Bank 3 (18H-17H)
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 6
Publication Date: JAN. 2006 Revision:B
tm
TE CH
T81L0010A
Stack Pointer : SP
The Stack Pointer register is 8 bits wide. It is incremented before data is stored during PUSH and CALL executions. While the stack may reside anywhere in on-chip RAM, the Stack Pointer is initialized to 07H after a reset. This causes the stack to begin at locations 08H.
Data Pointer (DPTR) : DPH & DPL
The Data Pointer (DPTR) consists of a high byte (DPH) and a low byte (DPL). Its intended function is to hold a 16-bit address. It may be manipulated as a 16-bit register or as two independent 8-bit registers.
Ports 1.0~1.7 & 3.0~3.5 & 3.7
All Ports are the SFR latches, respectively. Writing a one to a bit of a port SFR (P1 or P3) causes the corresponding port output pin to switch high. Writing a zero causes the port output pin to switch low. When used as an input, the external state of a port pin will be held in the port SFR (i.e., if the external state of a pin is low, the corresponding port SFR bit will contain a `0'; if it is high, the bit will contain a `1').
Serial Data Buffer : SBUF
The Serial Buffer is actually two separate registers, a transmit buffer and a receive buffer. When data is moved to SBUF, it goes to the transmit buffer and is held for serial transmission. (Moving a byte to SBUF is what initiates the transmission.) When data is moved from SBUF, it comes from the receive buffer.
Timer Registers : TH0, TL0, TH1, TL1,TH2,TL2
Register pairs (TH0, TL0) and (TH1, TL1) and (TH2, TL2) are 16-bit Counting registers for Timer/Counters 0 and Timer1and Timer2, respectively. .
Control Register : IP, IE, TMOD, TCON, SCON, PCON
Special Function Registers IP, IE, TMOD, TCON, SCON, and PCON contain control and status bits for the interrupt system, the Timer/Counters, and the serial port. They are described in later sections.
Standard Serial Interface
The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the register. (However, if the first byte still hasn't been read by the time reception of the second byte is complete, one of the bytes will be lost.) The serial port receive and transmit registers are both accessed at Special Function Register SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register. The serial port can operate in 4 modes: Mode 0: Serial data enters and exits through RxD. TxD outputs the shift clock. 8 bits are transmitted/received (LSB first). The baud rate is fixed at 1/12 the oscillator frequency. Mode 1: 10 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On receive, the stop bit goes into RB8 in Special Function Register SCON. The baud rate is variable. Mode 2: 11 bits are transmitted (through TxD) or received (through RxD): start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On Transmit, the 9th data bit (TB8 in SCON) can be assigned the value of 0 or 1. Or, for example, the parity bit (P, in the PSW) could be moved into TB8. On receive, the 9th data bit goes into RB8 in Special Function Register SCON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 the oscillator frequency. Mode 3: 11 bits are transmitted (through TxD) or received (through RxD): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). In fact, Mode 3 is the same as Mode 2 in all respects except baud rate. The baud rate in Mode 3 is variable. In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = `0' and REN = `1'. Reception is initiated in the other modes by the incoming start bit if REN = `1'.
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 7
Publication Date: JAN. 2006 Revision:B
tm
TE CH
T81L0010A
Multiprocessor Communications
Modes 2 and 3 have a special provision for multiprocessor communications. In these modes, 9 data bits are received. The 9th one goes into RB8. Then comes a stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = `1'. This feature is enabled by setting bit SM2 in SCON. A way to use this feature in multiprocessor systems is as follows: When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the 9th bit is `1' in an address byte and `0' in a data byte. With SM2 = `1', no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that weren't being addressed leave their SM2s set and go on about their business, ignoring the coming data bytes. SM2 has no effect in Mode 0, in Mode 1 can be used to check the validity of the stop bit. In Mode 1 reception, if SM2 = `1', the receive interrupt will not active unless a valid stop bit is received.
Serial Port Control Register
The serial port control and status register is the Special Function Register SCON, shown in Figure 11. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).
Baud Rates
The baud rate in Mode 0 is fixed: Mode 0 Baud Rate = Oscillator Frequency / 12. The baud rate in Mode 2 depends on the value of bit SMOD in Special Function Register PCON. If SMOD = `0' (which is the value on reset), the baud rate is 1/64 the oscillator frequency. If SMOD = `1', the baud rate is 1/32 the oscillator frequency. Mode 2 Baud Rate =2 SMOD/64* (Oscillator Frequency) In the T81L0010A, the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate. Using Timer 1 to Generate Baud Rates When Timer 1 is used as the baud rate generator, the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows: Mode 1, 3 Baud Rate =2 SMOD/32* (Timer 1 Overflow Rate) The Timer 1 interrupt should be disabled in this application. The Timer 1 itself can be configured for either "timer" or "counter" operation, and in any of its 3 running modes. In the most typical applications, it is configured for "timer" operation, in the auto-reload mode (high nibble of TMOD = 0010B). In that case the baud rate is given by the formula: Mode 1, 3 Baud Rate =2 SMOD*(Oscillator Frequency)/ 32/12 / [256 _ (TH1)] One can achieve very low baud rates with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the Timer to run as a 16-bit timer (high nibble of TMOD = 0001B), and using the Timer 1 interrupt to do a 16-bit software reload. MSB LSB SM0 SM1 SM2 REN TB8 RB8 TI RI Where SM0, SM1 specify the serial port mode, as follows: SM0 SM1 Mode Description Baud Rate shift register f OSC / 12 0 0 0 8-bit UART Variable 0 1 1 9-bit UART UART FOSC /64 or FOSC /32 1 0 2 9-bit UART Variable 1 1 3
Interrupt Enable Register : IE
MSB LSB EA wdt ET2 ES ET1 EX1 ET0 EX0 EA IE.7 Disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit. wdt IE.6 Watchdog timer refresh flag. ET2 IE.5 Enable or disable the Timer 2 overflow interrupt. ES IE.4 Enable or disable the serial port interrupt. ET1 IE.3 Enable or disable the Timer 1 overflow interrupt. EX1 IE.2 Enable or disable External Interrupt 1. ET0 IE.1 Enable or disable the Timer 0 overflow interrupt. EX0 IE.0 Enable or disable External Interrupt 0.
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 8
Publication Date: JAN. 2006 Revision:B
tm
TE CH
T81L0010A
9.2. External Register Table ( for LVR, High/ Normal Driving)
Register Address Name Comments A15...A5-A0 Hex 100... 0010 1011 802bH PWMC2 LVR (Low Voltage Reset)* 100... 0011 0000 8030H Port3 HDS Port3 I/O high driving set** 100... 0011 0010 8032H Port1 HDS Port1 I/O high driving set** Note : * LVR (Low Voltage Reset) address : 802bH, read/write MSB Bit 7 Bit 6 Bit5 Bit 4 Bit 3 Bit 2 Bit1 LVR[7] Reserved LVR[7] : if LVR[7] write `1', low voltage reset function enable(under 2.1V reset). default is `0', low voltage reset function disable.
LSB Bit 0
** Port I/O high driving set if write `0' = set I/O to high driving current mode. if write `1' = set I/O to normal driving current mode. default is set `1'. Port 3 high driving address : 8030H MSB Bit 7 Bit 6 Bit5 Port3.7 Port3.5 Port 1 high driving address : 8032H MSB Bit 7 Bit 6 Bit5 Port1.7 Port1.6 Port1.5
Bit 4 Port3.4
Bit 3 Port3.3
Bit 2 Port3.2
Bit1 Port3.1
LSB Bit 0 Port3.0
Bit 4 Port1.4
Bit 3 Port1.3
Bit 2 Port1.2
Bit1 Port1.1
LSB Bit 0 Port1.0
9.3. I/O Ports
Port1
Port 1 is an 8-bit bi-directional I/O port with internal pull-ups. Port 1 output buffers can sink/source four external TTL device inputs. When port 1 pins are written as 1's, these pins are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current because of the internal pull-ups.
Port 3
Port 3 is an 8-bit bi-directional I/O port with internal pull-ups. Port 3 output buffers can sink/source four external TTL device inputs. When port 3 pins are written as 1's, these pins are pulled high by the internal pull-ups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current because of the internal pull-ups. Port 3 also serves the functions of various special features, as listed below: P3.0 RXD (serial input port) P3.1 TXD (serial output port) P3.2 INT0 (external interrupt 0) P3.3 INT1 (external interrupt 1) P3.4 T0 (timer 0 external input) P3.5 T1 (timer 1 external input) P3.7 General purpose I/O only
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 9
Publication Date: JAN. 2006 Revision:B
tm
TE CH
T81L0010A
Watchdog Timer
The watchdog timer is a 16-bit counter that is incremented once every 24 or 384 clock cycles. After an external reset the watchdog timer is disabled and all registers are set to zeros.
Watchdog Timer structure
The watchdog consists of 16-bit counter wdt, reload register wdtrel, prescalers by 2 and by 16 and control logic.
/2
fclk /1 2
/1 6
0 w d tl
7
8 w d th
14 w d ts
sw d w dt sw d t
co n tro l lo g ic
7
6 w d trel
0
Watchdog block diagram
Start procedure
There are two ways to start the watchdog. One method, called hardware automatic start, is based on examining the level of signal swd during active internal rst signal. When this condition is met, the watchdog will start running automatically with default settings (all registers set to zeros).When this criterion is not met during active internal rst signal, a programmer can start the watchdog later. It will occur when signal swd becomes active. Once the watchdog is started it cannot be stopped unless internal rst signal becomes active. When wdt registers enters the state 7CFFh , asynchronous wdts signal will become active. The signal wdts sets the bit 6 in ip0 register and requests reset state. The wdts is cleared either by rst signal or change of the state of the wdt timer.
Refreshing the watchdog timer
The watchdog timer must be refreshed regularly to prevent reset request signal from becoming active. This requirement imposes obligation on the programmer to issue two followed instructions. The first instruction sets wdt and the second one swdt. The maximum allowed delay between settings of the wdt and swdt is 12 clock cycles. While this period has expired and swdt has not been set, wdt is automatically reset, otherwise the watchdog timer is reloaded with the content of the wdtrel register and wdt is automatically reset.
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 10
Publication Date: JAN. 2006 Revision:B
tm
MSB eal
TE CH
T81L0010A
Special Function Registers
a) Interrupt Enable 0 register (ien0) The ien0 register (address : A8) LSB ex0
wdt
et2
es0
et1
ex1
et0
The ien0 bit functions
Function Watchdog timer refresh flag. Set to initiate a refresh of the watchdog timer. Must be set directly before swdt is set to ien0.6 wdt prevent an unintentional refresh of the watchdog timer. The wdt is reset by hardware 12 instruction cycles after it has been set. Note: other bits are not used to watchdog control The ien0 bit functions b) Interrupt Enable 1 register (ien1) Bit Symbol
The ien1 register (Address : B8)
MSB swdt pt2 ps pt1 px1 pt0 LSB px0
The ien1 bit functions
Bit Ien1.6 Symbol swdt Function Watchdog timer start refresh flag. Set to active/refresh the watchdog timer. When directly set after setting wdt, a watchdog timer refresh is performed. Bit swdt is reset by hardware 12 instruction cycles after it has been set.
Pay attention that when write ien1.6, it write the swdt bit, when read ien1.6, we will read out the wdts bit. Ie. Watch dog timer status flag. Set by hardware when the watchdog timer was started. C) Watchdog Timer Reload register (wdtrel) The wdtrel register ( Address : 86 ) MSB 7 LSB 0
6
5
4
3
2
1
The wdtrel bit functions Bit Symbol wdtrel.7 wdtrel.6 t0 wdtrel.0 7 6-0
Function Prescaler select bit. When set, the watchdog is clocked through an additional divide-by-16 prescaler Seven bit reload value for the high-byte of the watchdog timer. This value is loaded to the wdt when a refresh is triggered by a consecutive setting of bits wdt and swdt
The wdtrel register can be loaded and read any time
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 11
Publication Date: JAN. 2006 Revision:B
tm
WDT Reset
Diagram
TE CH
T81L0010A
A high on reset pin or watchdog reset request for two clock cycles while the oscillator is running resets the device.
w dts
w dts_ff rst_ff rst
reset clk
reset_ff
Reset timing a) External hardware reset
Figure External reset timing **Note: clk: external clock input Tclk: clock period reset: external reset input rst: internally generated reset signal b) Watchdog timer reset
Figure Watchdog reset timing **Note: clk: external clock input Tclk: clock period wdt: watchdog timer registers wdts: watchdog timer status flag reset: external reset input rst: internally generated reset signal
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 12
Publication Date: JAN. 2006 Revision:B
tm
A LE
TE CH
T81L0010A
10. Timing Diagram
t LL LH t V LL A
PSEN
t PLPH t LLIV t LLPL tX LLA t PLIV
PO R T0
A 0-A 7
IN STR IN
A 0-A 7
t V IV A
PO R T2 A 8-A 15 A 8-A 15
Ext ernal Program M em ory R ead C ycl e
t LL LH
A LE
t H LH W t V LL A tV LLD
PSEN
t LD V R t LR H R
RD
tL LLW
t VDV A
PO R T0 A 0-A 7 from R I or D PL D at IN a A 0-A 7
PO R T2
A 8-A 15 from D PH
A 8-A 15
Ext ernal D at M em ory R ead C ycl a e
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 13
Publication Date: JAN. 2006 Revision:B
tm
A LE PSEN WR
TE CH
LH t LL A t V LL LLW tL W t LW H W t H LH
T81L0010A
LLA tX A t VW L
PO R T0
A 0-A 7 f rom R I or D PL
D at O U T a
A 0-A 7
PO R T2
A 8-A 15 f rom D PH
A 8-A 15
Ext nal D at M em ory W ri e C ycl er a t e
S1.........S6 S1.........S6 S1.........S6 S1.........S6 S1.........S6 S1.........S6 S1.........S6 S1.........S6 S1.........S6 S1.........S6
ALE
Write to SBUF
Send Transmit D0 D1 D2 D3 D4 D5 D6 D7 Write to SCON, Clear RI D0 RXD D1 D2 D3 D4 D5 D6 D7
Shift RXD
TXD
RI Receive
Receive
Shift
TXD
Serial Port Mode 0
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 14
Publication Date: JAN. 2006 Revision:B
tm
TX Send Data
TE CH
T81L0010A
Write to SBUF Transmit Start Bit D0 D1 D2 D3 D4 D5 D6 D7 Stop Bit Start Bit D0 D1 D2 D3 D4 D5 D6 D7 Stop Bit
Shift TXD TI RX RXD Shift RI Receive
Receive Transmit Stop Bit Start Bit D0 D1 D2 D3 D4 D5 D6 D7 TB8 Stop Bit Start Bit D0 D1 D2 D3 D4 D5 D6 D7 TB8
Serial Port Mode 1
TX
Write to SBUF
Send Data Shift TXD TI RX RXD Shift RI
Serial Port Mode 2
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 15
Publication Date: JAN. 2006 Revision:B
tm
20
TE CH
T81L0010A
Package Dimension
20-LEAD SOP
11
H
E
0 .0 1 6 ty p
0 .0 5 0 ty p
D
10
1
A
0 .0 2 0 X 4 5
X
0 .0 0 4 m a x
SYMBOLS A A1 D E H L X
MIN. 0.093 0.004 0.496 0.291 0.394 0.016 0
A1
L
MAX. 0.104 0.012 0.508 0.229 0.419 0.050 8 UNIT: INCH
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 16
Publication Date: JAN. 2006 Revision:B
tm
TE CH
T81L0010A
Package Dimension
20-LEAD DIP
D
20
11
E1
10
1
C
S
A2
L
e1
B B1
SYMBOLS A A1 A2 B B1 C D E E1 e1 L eA S
MIN. 0.015 0.125 0.016 0.058 0.008 1.012 0.290 0.245 0.090 0.120 0.335 -
NOM 0.130 0.018 0.060 0.010 1.026 0.300 0.250 0.100 0.130 0.355 -
A1
MAX. 0.175 0.135 0.020 0.064 0.011 1.040 0.310 0.225 0.110 0.140 0.375 0.075 UNIT: INCH
TM Technology Inc. reserves the right to change products or specifications without notice.
P. 17
A
Publication Date: JAN. 2006 Revision:B
eA
E

▲Up To Search▲

Price & Availability of T81L0010A06

	To Download T81L0010A06 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .